PARALLEL PROGRAMMABLE VIDEO CO-PROCESSOR DESIGN

An-You Wu, K. J. Ray Liu, Arun Raghupathy, Shang-Chieh Liu

Electrical Engineering Department and Institute for Systems Research
University of Maryland
College Park, MD 20742, USA

ABSTRACT

Modern video applications call for computationally intensive data processing at very high data rate. In order to meet the high-performance/low-cost constraints, the state-of-the-art video processor should be a programmable design which performs various tasks in video applications without sacrificing the computational power and the manufacturing cost in exchange for such flexibility. In this paper, we present a programmable video co-processor design that is capable of performing FIR/IIR filtering, subband filtering, and most discrete orthogonal transforms (DT), for the host processor in video applications. The computational speed of this co-processor is as fast as that of ASIC designs which are optimized for individual specific applications. We also show that the system can be easily reconfigured to perform multirate FIR/IIR/DT operations at negligible hardware overhead. Hence, we can either double the processing speed on the fly based on the same processing elements, or apply this feature to the low-power implementation of this co-processor.

1. INTRODUCTION

Modern communication services such as high-definition TV (HDTV), video-on-demand services (VOD), and PC-based multimedia applications call for computationally intensive data processing at millions of additions/multiplications per second. As a consequence, the traditional general-purpose programmable digital signal processing (DSP) processor is not sufficient under such a speed constraint. On the other hand, dedicated VLSI application-specific integrated circuit (ASIC) designs, which are optimally designed for given functions, can handle the demanding computational tasks. However, since a collection of ASIC chips are required to perform different tasks in video applications, both manufacturing cost and system area will be increased. Therefore, we are motivated to design a programmable video processor with the flexibility of a general DSP processor while meeting the stringent speed requirement like the ASIC designs.

The major goal of this paper is to integrate the FIR/IIR lattice architecture, Quadrature Mirror Filter (QMF) lattice structure [1, chap. 6], discrete transform (DT) architecture [2] into one universal programmable architecture. It will serve as a co-processor in the video system to perform those front-end computationally intensive functions for the host processor. The resulting system consists of an array of identical programmable modules and one programmable interconnection network. By simply setting parameters of the programmable modules and reconfiguring the interconnection network, we can perform FIR/IIR/QMF/DT processing on the same architecture. Furthermore, since the inherent properties of each programmed function such as pipelinaibility and parallelism are fully exploited, the processing speed of the proposed co-processor can be as fast as dedicated ASIC designs.

The second goal of this paper is to improve the speed performance of the system using the multirate approach [1]. In video signal processing, the major constraint is the processing speed of the video processor. Such speed constraint will result in the use of expensive high-speed multiplier/adder circuits or full-custom designs. Thus, the cost and the design cycle will increase drastically. Recently, it has been shown that the multirate approach is a powerful tool for high-speed/low-power DSP applications [3]. We will show that we can map the multirate FIR/IIR/DT operations onto our video co-processor design. As a result, we can double the speed performance of the co-processor on the fly by simply reconfiguring the programmable modules and interconnection network. This feature of multirate processing can also be applied to the low-power implementation of this co-processor [3].

2. UNIFIED MODULE DESIGN

2.1. Basic Module in FIR/QMF

The finite impulse response (FIR) filter is widely used in DSP applications. In addition to the multiply-accumulate (MAC) implementation of the filtering operation, an alternate realization of the FIR filter is the lattice structure [4, chap.10]. It consists of N basic lattice sections that are connected in a cascade form. Each lattice module has one rotation-based circuit plus two scaling multipliers. In general, the rotation circuit can be implemented by the CORDIC processor in hyperbolic mode [5].

The Quadrature Mirror Filter (QMF) plays a key role in image compression and subband coding. Recently, the two-channel paraunitary QMF lattice was proposed [1, chap. 6]. It has been shown that every two-channel (real-coefficient, FIR) paraunitary QMF bank can be represented using the QMF lattice. The QMF lattice is very similar to the FIR lattice except that the inputs of the lattice become the decimated sequences of the input signal. Besides, the two scaling multipliers are set to one and the CORDIC processor works in the circular mode in the QMF lattice.

2.2. Basic Module in IIR

Next, we want to consider the basic module for infinite impulse response (IIR) filtering. Due to the opposite data flow and the irregularity in the ARM1 IIR lattice structure (see [4, chap. 10]), the traditional IIR lattice module cannot be directly applied to our programmable module.
was proposed [3], in which it has been shown that most orthogonal transforms can be represented as linear combinations of two functions defined by

$$X_C(k) \triangleq \beta \sum_{n=0}^{l-1} \cos((2n+1)\omega_k + \eta_k) x(n),$$  \hspace{1cm} (5)

$$X_S(k) \triangleq \beta \sum_{n=0}^{l-1} \sin((2n+1)\omega_k + \eta_k) x(n),$$  \hspace{1cm} (6)

for \( k = 0, 1, \ldots, N-1 \). The only differences among various DT are the setting of the parameters in (5) and (6) and how to combine \( X_C(k) \) and \( X_S(k) \) together (defined as combination function). The parameter settings and the corresponding combination functions for most DT are listed in Table 1, where \( C(k) \) and \( S(k) \) are the scaling constants used in the DCT/DST and MLT, respectively.

Based on the results in [2] and [3], we can have a unified rotation-based architecture for the DT. Fig. 3(a) shows the module for the dual generation of \( X_C(k) \) and \( X_S(k) \), where the scaling multipliers are given by

$$f_k = \begin{bmatrix} f_{0,k} \\ f_{1,k} \end{bmatrix} = \begin{bmatrix} \beta \cos((2L+1)\omega_k + \eta_k) \\ \beta \sin((2L+1)\omega_k + \eta_k) \end{bmatrix}. \hspace{1cm} (7)$$

This module will be used as a basic building block to implement the unified DT architecture. Fig. 3(b) illustrates the overall time-recursive MLT architecture for the case \( N = 8 \). It consists of two parts: One is the module array which computes \( X_C(k) \) and \( X_S(k) \), \( k = 0, 1, \ldots, N-1 \), in parallel. The other is the interconnection network which selects and combines the array outputs to generate the desired DT coefficients according to the combination function defined in Table 1.

### 2.4. Unified Module Design for FIR/QMF/IIR/DT

From the basic computational modules used in the FIR/QMF/IIR/DT structures, we observe that those architectures share a common computational module with only some minor differences in the data paths, the module parameters (multiplier coefficients and rotation angle), and the way the modules are connected. We thus can integrate those basic modules into one universal programmable module as shown in Fig. 4. The switch set \( \mathbf{S} \triangleq [s_0 s_1 s_2 s_3 s_4] \) controls the data paths inside the module. The switch pair \( s_0 \) and \( s_1 \) select the input from either \( i_{n0} \) or \( i_{n1} \). Switch \( s_2 \) and \( s_3 \) decide if the delay element is used or not. The last switch pair is \( s_4 \) and \( s_5 \). They are used to control the two feedback paths in the module. For the FIR/QMF filtering, the parameters \( f_{0,i}, f_{1,i} \), and \( \theta_i \) as well as the setting of \( \mathbf{S} \) can be easily computed using the formula in the references [4][1], chap. 6. For the IIR/DT operations, we can apply the results in Sec. 2.2 and 2.3 to compute the necessary parameters.

### 3. VIDEO CO-PROCESSOR DESIGN

Based on the programmable module, we are ready to design the video co-processor that is capable of performing parallel implementation for any function in the FIR/QMF/IIR/DT. Fig. 5 shows the video co-processor architecture under the FIR mode. It consists of two parts: One is the programmable module array with \( P \) identical programmable modules. The
the programmable interconnection network which connects those programmable modules according to the data paths. In the FIR/QMF/IIR, the data are processed in a serial-input-serial-output way. Hence, the programmable modules need to be cascaded for those operations. For example, the FIR modules can be connected by setting the interconnection network as shown in Fig.5. Similarly, we can map the IIR structure in Fig. 2 and the DT structure in Fig. 3 to the co-processor architecture by appropriately setting the interconnection network.

The operation of the co-processor is as follows: In the initialization mode, the host processor computes all the necessary parameters \( f_{0,i}, f_{1,i}, r_i, \theta_i \) according to the function type (FIR/QMF/IIR/DT). Once the video co-processor is initialized, it enters the execution mode. In the applications of FIR/IIR/QMF, the host processor continuously feeds the data sequence into the co-processor. After the first output data is ready, the processor can collect the filtering outputs in a fully pipelined way. In the block DT application, the block input data is fed into the co-processor serially. After the last datum enters the unified module array, the evaluations of \( X_C(k) \) and \( X_S(k) \) in Fig.3(a) are completed. Then the interconnection network will combine the module outputs according to the combination functions defined in Table 1, and the DT coefficients can be obtained in parallel at the outputs of the network.

4. SPEED-UP: THE MULTIRATE APPROACH
In video signal processing, the fundamental bottleneck is the processing speed of the processing elements. Recently, the multirate FIR/IIR filtering architecture has been proposed [6]. Fig.6 shows the multirate architecture to realize a transfer function \( H(z) \), where \( H_0(z), H_1(z) \) are the polyphase components [1] of \( H(z) \), and \( \hat{H}(z) \triangleq H_1(z) + H_2(z) \). As we can see, the multirate architecture can be readily applied to very high-speed filtering operation. For example, it can process data at 100 MHz rate while only 50 MHz processing elements are required. Thus, the aforementioned speed constraint can be resolved at the algorithmic/architectural level.

4.1. Multirate FIR Architecture
Given an \( N \)th-order FIR filter, \( H(z) \), we first find the three \((\frac{N}{2})\)th-order FIR subfilters \( H_0(z^2), H_1(z^2), \) and \( \hat{H}(z^2) \). Then we implement each subfilter using the FIR lattice structure as depicted in Fig.7(a), where \( \hat{R}_i, \hat{R}_i, \) and \( \hat{R}_i \) correspond to the \( i \)th basic modules used in \( H_0(z), \hat{H}(z), \) and \( H_1(z) \), respectively. Next, we can map Fig.7(a) to our video co-processor with the mapping

\[
\hat{R}_i \rightarrow M_{3i}, \quad \hat{R}_i \rightarrow M_{3i+1}, \quad \hat{R}_i \rightarrow M_{3i+2}, \quad (8)
\]
for $i = 0, 1, \ldots, N/2 - 1$. Besides, the interconnection network is set according to data paths in Fig.7(a). Fig.7(b) illustrates the realization of a 6th-order FIR by the use of 9 programmable modules.

Similarly, the multirate IIR filtering operation can be mapped to our co-processor design by finding the polyphase components of the IIR function and realizing each subfilter with the IIR lattice structure in Sec. 2.2. The mapping of the multirate DT architecture is also achievable based on the results presented in [9].

5. CONCLUSIONS

In this paper, we have presented a pgrammable video co-processor design that is capable of handling most of computationally intensive tasks in video applications. The co-processor can also perform adaptive filtering by mapping the QR-decomposition based recursive least-square lattice (QRD-LSL) algorithm [7] to our programmable architecture. One future application is to incorporate the DCT-based motion estimation (ME) scheme [8] into this design. The flexibility as well as the real-time processing speed of the proposed co-processor design makes it very attractive for video-rate applications.

References

| Table 1: Parameter settings for the unified DT architecture. |
| --- | --- | --- | --- |
| Data Length L | $a_k$ | $b_k$ | Combination Function |
| DCT | N | 0 | $X_{DC}(k) = X_C(k)$ |
| DCT IV | N | 0 | $X_{DCT}(k) = X_C(k)$ + ($C(0) - C(1)$)X(0) |
| DCT II | N | 0 | $X_{DCT}(k) = X_C(k)$ |
| MCT | 2N | $\frac{2}{N}k$ | $X_{MCT}(k) = X_C(k + 1)$ |
| ELM | 4N | $\frac{2}{N}k$ | $X_{ELM}(k) = X_C(k) + X_S(k)$ |
| DHT | N | $\frac{2}{N}k$ | $X_{DHT}(k) = X_C(k) + X_S(k)$ |

Figure 7: (a) Multirate FIR based on the lattice structure. (b) Mapping part (a) to the co-processor architecture.