Abstract— Viterbi decoder is a common module in communication system in which power and decoding latency are constraint. Register exchange (RE) architecture has the lowest decoding latency $L$. However, it is not suitable for communication system because of its high power consumption. In this paper, we propose a new SMU architecture which combines the concept of the trace-forward and trace-back. The decoding latency of the proposed SMU algorithm is only $L+M$. Besides, we present a power efficient architecture for the proposed SMU algorithm. We implement the proposed architecture in TSMC 0.13 um technology. The power consumption of the proposed architecture is slightly higher than the 3-pointer even TB architecture.

I. INTRODUCTION

Convolutional code (CC) is an essential forward error correcting code (FEC) for many wireless communication systems, such as WiMAX and 3G systems. The Viterbi algorithm (VA) is known as an optimal decoding approach for convolutional code [1]. For the application of the high data rate wireless communication systems, it is important to reduce decoding latency and power consumption in Viterbi decoder.

A Viterbi decoder is composed of three main blocks:

- Branch Metric Unit (BMU): calculates the distance between received codewords and referenced codewords;
- Add-Compare-Select Unit (ACSU): selects a best trellis path based on current BM and previously state metrics;
- Survivor Memory Unit (SMU): generates the decoded bits by the best state sequence in the trellis.

In general, ACSU and SMU are 2 major power consuming modules in the whole Viterbi decoder. Besides, the decoding latency is determined by the SUM architecture used in the Viterbi decoder. There are 2 common SMU architectures, Register Exchange (RE) and Trace-back (TB) [2]. Both 2 architectures utilize the merge phenomenon of survivor paths after decoding length $L$. In this paper, we consider convolutional code that has $N = 2^r$ states in the trellis, where $M$ is the number of the registers in the CC encoder.

RE has the lowest decoding latency and simple control circuit. RE is implemented by the connection of multiplexers and registers according to the trellis diagram, and its memory requirement is $NL$ bits registers. As decoding, all $NL$ bits are read and written, and it requires high memory access bandwidth and consumes high power. On the other hand, the power consumption of the TB architecture is much more efficient than RE.

In TB method, only $N$ decision bits are written in each cycle, and RAM can be utilized here. Therefore, TB is more suitable for the application of communication system. However, the drawback of the TB method is its long decoding latency. There are two solutions for this drawback. One is to use more memory banks and access pointers, such as 3-pointer TB architecture. Another is to use high radix ACSU [3], which will increases the area and power consumption of the ACSU. Recently, a pre-traceback SUM architecture has been proposed in [4], and it combines the TB method and trace-forward (TF) technique. The TF unit can reduce the decoding latency and the memory read operation.

In this paper, we propose a SMU algorithm named state exchange (SE). The SE method uses the TF units as the key decoding module rather than an assistant module in pre-traceback method. The power consumption of the SE architecture is slightly higher the TB method, and the decoding latency is only $L+M$. Hence, the Viterbi decoder does not need to use high radix ACSU as using the SE architecture.

The remainder of the paper is organized as: In section II, we give some background knowledge. Section III describes the proposed SE algorithm. Section IV presents a power efficient architecture for the SE algorithm. Section V gives a comparison and Section VI concludes this paper.

II. TRACE-FORWARD TECHNIQUE

In conventional TB method, it is necessary to get the initial start state for the decoding operation. In [4], the TF unit is utilized to replace the backward operation. Hence, the TF unit can reduce the latency of the SMU.

A. Basic concept of the Trace-forward Technique

The concepts of the TF algorithm and the RE are similar. The difference between RE and TF lies in the register contents: the register contents in RE are initialized with 0 or 1 and then interchanged, while the register contents in the TF unit are initialized with state information. A simple example with $L=10$, $M=2$, and $N=4$, is illustrated in Fig. 1.
III. PROPOSED STATE - EXCHANGE ALGORITHM

The proposed state exchange method utilizes the TF unit, which interchange the register contents according to the decision bits. Hence, the SE algorithm is similar to the conventional RE method. The basic concept and the operation of the SE algorithm are discussed in the following.

A. Basic concept

The SE algorithm adopts a new concept when retrieving the decoded sequence. Before presenting the SE algorithm, there are two points of view should be clarified:

1. In RE scheme, there are \( L \) stages of registers, each stage is composed of \( N \) (state number) one-bit registers. The registers in the first stage are fed by 0 or 1 according to their states, and the contents of register are interchange between each stage according to the decision bits generated by the ACSU. After \( L \) stages, the contents of the last stage’s registers are expected to be the same due to the merge phenomenon of the survivor paths, and the decoded bit can be derived from the register contents. While in TF unit, there is only one stage of registers, and each register is initialized to their state number. After \( L \) iterations, each register is expected to have the same state number, and the state is the converged state before \( L \) iterations, as shown in Fig. 1.

2. In [4], the converged state of the TF unit is considered as the starting state of the decoding operation. We, however, find out that the converged state contains other information: The converged state itself is not only the starting state of the decode operation but also the decoded bits for \( M \) iterations. It means that the trellis state is the last \( M \) bits fed into the encoder while encoding, which can be easily shown in Fig. 2. In this figure, we take a convolutional encoder with four shift registers as example. If the trellis state \((S_3, S_2, S_1, S_0) = (1, 1, 0, 1)\) at this time, the last four bits from the input must also be 1, 1, 0, 1. In other words, \( M \) decoded bits can be derived from the converged state. Hence, we can use several TF units to track several converged states which are spaced \( M \) time instant. This is the main concept of the SE algorithm.

B. The architecture of the SE algorithm

As mentioned above, we can get \( M \) decoded bits from the converged state. The register contents of the TF unit converge...
after running $L$ iteration. There should be $K$ TF units (TFU) in
our SMU architecture, and $K$ is determined by $L$ and $M$:

$$K = \left\lceil \frac{L}{M} \right\rceil$$

where $\lceil \cdot \rceil$ is the minimum integer greater than $\cdot$.

For simplicity, we use an example to illustrate the decoding
operation of the proposed SE algorithm, as shown in Fig.3.

The example is provided with a four state trellis ($N=4$, and $M=2$). Besides, we assume that the converged states will converge in 8 iterations. The total number of the TFU is

$$\left\lceil \frac{8}{2} \right\rceil = 4 .$$

The TFU 0 is utilized to trace the state at time instant 0, which
is within the red circle. At time instant 8, the contents of the
TFU 0 are all converged to state 2. Similarly, the other three
trace-forward units are initialized and start transition at time 2,
4, and 6, respectively. As mentioned above, the converged state
represents the $M$ decoded bits $L$ clocks before, where $L$
represent the time period between the current time and the
time when this TFU is initialized. We thus know that the
decoded bits are $I$ and $\theta$ at time instant -2 and -1 respectively.
Similarly, the contents of the TFU 1 converge to 3 at time 10.
That means the converged state at time instant 2 is 3, and the
decoded bits are 1 and 1 at time instant 0 and 1 respectively.
At time instant 8, the contents of the TFU 0 have been used,
and the TFU 0 can be initialized again for further decoding
process. By this method, four TFUs are used circularly, and the
decoding process can be continuous without any usage of
SRAM cells. It should be noted that there is no input data at
time instant -2 and -1. Hence, the proposed SMU starts
operating at time instant $M$ in practical application.

However, the architecture shown in Fig.3 cannot be better
than the RE method. From Fig. 3, we can easily see that four
TFUs are running concurrently at any time instant while
decoding. Therefore, the architecture above brings huge
power consumption due to the interchanging of contents in
every register, just like the RE method. In section IV, we will
give a power efficient architecture for the proposed SE
algorithm.

IV. POWER EFFICIENT ARCHITECTURE FOR THE SE ALGORITHM

The main concept and a simple decoding example of the SE
algorithm have been introduced above. We develop a new
architecture which consumes much less power than the
architecture shown in Fig. 3.

This power efficient architecture utilizes the fact that there
is a link between 2 successive survivor states. Because the
survivor states are stored in the TFUs, it is possible to get a
converged state by tracing the survivor states. Hence, to
derive a converged state, the TFUs only need to run $M$
itations rather than $L$ iterations. We also give an example as
shown in Fig. 4:

For convenience, we use the same example as Fig.3. The
major difference is that each TFU only works for 2 iterations.
There is only one TFU working at any time instant. In Fig. 3,
the converged state at time instant 0 is state 2. Now the
converged state can be derived by tracing the survivor state in
other 3 TFUs. For example, we select the 2nd register in the
TFU 3 and check the register content. Then we trace back to
the 0th register in the TFU 2. Similarly, we trace back to the
0th register in the TFU 2. Finally, we can get the content of
the 4th register in the TFU 0, which consists with the
converged state in Fig. 3. It should be noted that the contents
in the TFU 0 has been utilized at time instant 8. Hence, the
TFU 0 can be initialized and restarts working after time 8.
Using the same method, we can get the converged state at
time instant 2 by the backward tracking process through TFU
0, TFU 3, TFU 2, and then TFU 1. Adopting this method
circularly, the decoding task can be continuously processed
with only one TFU working at any time. We can turn off the
TFUs that are not working. Therefore, the power consumption
can be greatly reduced. The final hardware architecture is
shown in Fig.5:
It should be noted that the decoding depth $L$ must be the multiple of $M$. The signal description is shown in Table 1:

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Enable[$i$]</td>
<td>1: make the TFU $i$ working; 0: turn off the TFU $i$.</td>
</tr>
<tr>
<td>1st Stage[$i$]</td>
<td>1: the TFU $i$ is the 1st stage in the tracing back operation; 0: otherwise.</td>
</tr>
<tr>
<td>Initial State</td>
<td>Define the selected register number in the 1st stage TFU.</td>
</tr>
<tr>
<td>Last Stage</td>
<td>Define the number of the TFU that is the last stage of the trace back operation.</td>
</tr>
</tbody>
</table>

If the decoding depth $L$ is large enough, the signal “Initial State” can be a random number.

V. COMPARISON

By using the architecture shown in Fig. 5, we can get a SMU with the decoding latency near the RE method with much less power consumption. In this section, we use a CC encoder specification in a practical system. The constraint length is 7 ($N=64$, and $M=6$), and the generator polynomial is $(171, 133)$. Besides, we implement the Viterbi decoder with $L=36$.

Table 2 shows the comparison of power consumption and decoding latency between the RE method, the TB method, and the proposed SE method. We use the 3-pointer even architecture for the TB method. We use Verilog HDL to implement three architectures, and we synthesize three SMU design in the TSMC 0.13um technology. The information of power consumption comes from the PrimePower simulation.

![Fig. 5 Hardware architecture of the proposed SE algorithm](image)

<table>
<thead>
<tr>
<th>Algorithm</th>
<th>Register Number</th>
<th>Latency</th>
<th>Power (mW)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RE</td>
<td>$64 \times 36$</td>
<td>$L$</td>
<td>36.3</td>
</tr>
<tr>
<td>SE</td>
<td>$64 \times 6 \times 6$</td>
<td>$L+6$</td>
<td>12.5</td>
</tr>
<tr>
<td>TB</td>
<td>$3 \times 36$</td>
<td>$3L$</td>
<td>11.2</td>
</tr>
</tbody>
</table>

VI. CONCLUSION

In this paper, we propose a state-exchange SMU algorithm which utilizes the TF units and the concept of trace back. Besides, a power efficient architecture is also proposed here. The features of our SMU architecture are power efficient and low latency. Hence, the proposed architecture is suitable for communication system.

References


